Quick navigation: [
Jump to body
]
Menu
Intro
Home
Architecture Overview
Conventions
Instructions
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
[
jump to top
]
Quick navigation: [
Jump to menu
]
Intel Pentium CPU Instruction Set Reference
CPU Instruction Index
A
AAA instruction
- ASCII Adjust for Addition
AAD instruction
- ASCII Adjust AX Before Division
AAM instruction
- ASCII Adjust AX After Multiply
AAS instruction
- ASCII Adjust AL After Subtraction
ADC instruction
- Add with Carry
ADD instruction
- Add
AND instruction
- Logical AND
ARPL instruction
- Adjust RPL Field of Segment Selector
B
BOUND instruction
- Check Array Index Against Bounds
BSF instruction
- Bit Scan Forward
BSR instruction
- Bit Scan Reverse
BSWAP instruction
- Byte Swap
BT instruction
- Bit Test
BTC instruction
- Bit Test and Compliment
BTR instruction
- Bit Test and Reset
BTS instruction
- Bit Test and Set
C
CALL instruction
- Call Procedure
CBW instruction
- Convert Byte to Word
CDQ instruction
- Convert Double to Quad
CLC instruction
- Clear Carry Flag
CLD instruction
- Clear Direction Flag
CLI instruction
- Clear Interrupt Flag
CLTS instruction
- Clear Task-Switched Flag in CR0
CMC instruction
- Complement Carry Flag
CMP instruction
- Compare Two Operands
CMPS instruction
- Compare String Operands
CMPSB instruction
- Compare String Operands
CMPSD instruction
- Compare String Operands
CMPSW instruction
- Compare String Operands
CMPXCHG instruction
- Compare and Exchange
CMPXCHG8B instruction
- Compare and Exchange 8 Bytes
CPUID instruction
- CPU Identification
CWDE instruction
- Convert Word to Doubleword
CWD instruction
- Convert Word to Doubleword
D
DAA instruction
- Decimal Adjust AL after Addition
DAS instruction
- Decimal Adjust AL after Subtraction
DEC instruction
- Decrement by 1
DIV instruction
- Unsigned Divide
E
ENTER instruction
- Make Stack Frame for Procedure Parameters
F
FWAIT instruction
- Wait
G
H
HLT instruction
- Halt
I
IDIV instruction
- Signed Divide
IMUL instruction
- Signed Multiply
IN instruction
- Input from Port
INC instruction
- Increment by 1
INS instruction
- Input from Port to String
INSB instruction
- Input from Port to String
INSD instruction
- Input from Port to String
INSW instruction
- Input from Port to String
INT instruction
- Call to Interrupt Procedure
INT3 instruction
- Call to Interrupt Procedure
INTO instruction
- Call to Interrupt Procedure
INVD instruction
- Invalidate Internal Caches
INVLPG instruction
- Invalidate TLB Entry
IRET instruction
- Interrupt Return
IRETD instruction
- Interrupt Return
J
JA instruction
- Jump if Condition Is Met
JAE instruction
- Jump if Condition Is Met
JB instruction
- Jump if Condition Is Met
JBE instruction
- Jump if Condition Is Met
JC instruction
- Jump if Condition Is Met
JCXZ instruction
- Jump if Condition Is Met
JE instruction
- Jump if Condition Is Met
JECXZ instruction
- Jump if Condition Is Met
JG instruction
- Jump if Condition Is Met
JGE instruction
- Jump if Condition Is Met
JL instruction
- Jump if Condition Is Met
JLE instruction
- Jump if Condition Is Met
JMP instruction
- Jump
JNA instruction
- Jump if Condition Is Met
JNAE instruction
- Jump if Condition Is Met
JNB instruction
- Jump if Condition Is Met
JNBE instruction
- Jump if Condition Is Met
JNC instruction
- Jump if Condition Is Met
JNE instruction
- Jump if Condition Is Met
JNG instruction
- Jump if Condition Is Met
JNGE instruction
- Jump if Condition Is Met
JNL instruction
- Jump if Condition Is Met
JNLE instruction
- Jump if Condition Is Met
JNO instruction
- Jump if Condition Is Met
JNP instruction
- Jump if Condition Is Met
JNS instruction
- Jump if Condition Is Met
JNZ instruction
- Jump if Condition Is Met
JO instruction
- Jump if Condition Is Met
JP instruction
- Jump if Condition Is Met
JPE instruction
- Jump if Condition Is Met
JPO instruction
- Jump if Condition Is Met
JS instruction
- Jump if Condition Is Met
JZ instruction
- Jump if Condition Is Met
K
L
LAHF instruction
- Load Status Flags into AH Register
LAR instruction
- Load Access Rights Byte
LDS instruction
- Load Far Pointer
LEA instruction
- Load Effective Address
LEAVE instruction
- High Level Procedure Exit
LES instruction
- Load Far Pointer
LFS instruction
- Load Far Pointer
LGDT instruction
- Load Global Descriptor Table Register
LGS instruction
- Load Far Pointer
LIDT instruction
- Load Interrupt Descriptor Table Register
LLDT instruction
- Load Local Descriptor Table Register
LMSW instruction
- Load Machine Status Word
LOCK instruction
- Assert LOCK# Signal Prefix
LODS instruction
- Load String
LODSB instruction
- Load String
LODSD instruction
- Load String
LODSW instruction
- Load String
LOOP instruction
- Loop According to ECX Counter
LOOPE instruction
- Loop According to ECX Counter
LOOPNE instruction
- Loop According to ECX Counter
LOOPNZ instruction
- Loop According to ECX Counter
LOOPZ instruction
- Loop According to ECX Counter
LSL instruction
- Load Segment Limit
LSS instruction
- Load Far Pointer
LTR instruction
- Load Task Register
M
MOV instruction
- Move
MOV instruction
- Move to/from Control Registers
MOV instruction
- Move to/from Debug Registers
MOVS instruction
- Move Data from String to String
MOVSB instruction
- Move Data from String to String
MOVSD instruction
- Move Data from String to String
MOVSW instruction
- Move Data from String to String
MOVSX instruction
- Move with Sign-Extension
MOVZX instruction
- Move with Zero-Extend
MUL instruction
- Unsigned Multiply
N
NEG instruction
- Two's Complement Negation
NOP instruction
- No Operation
NOT instruction
- One's Complement Negation
O
OR instruction
- Logical Inclusive OR
OUT instruction
- Output to Port
OUTS instruction
- Output String to Port
OUTSB instruction
- Output String to Port
OUTSD instruction
- Output String to Port
OUTSW instruction
- Output String to Port
P
POP instruction
- Pop a Value from the Stack
POPA instruction
- Pop All General-Purpose Registers
POPAD instruction
- Pop All General-Purpose Registers
POPF instruction
- Pop Stack into EFLAGS Register
POPFD instruction
- Pop Stack into EFLAGS Register
PUSH instruction
- Push Word or Doubleword Onto the Stack
PUSHA instruction
- Push All General-Purpose Registers
PUSHAD instruction
- Push All General-Purpose Registers
PUSHF instruction
- Push EFLAGS Register onto the Stack
PUSHFD instruction
- Push EFLAGS Register onto the Stack
Q
R
RCL instruction
- Rotate Bits Left with CF
RCR instruction
- Rotate Bits Right with CF
RDMSR instruction
- Read from Model Specific Register
RDTSC instruction
- Read Time-Stamp Counter
REP instruction
- Repeat String Operation Prefix
REPE instruction
- Repeat String Operation Prefix
REPNE instruction
- Repeat String Operation Prefix
REPNZ instruction
- Repeat String Operation Prefix
REPZ instruction
- Repeat String Operation Prefix
RET instruction
- Return from Procedure
ROL instruction
- Rotate Bits Left
ROR instruction
- Rotate Bits Right
RSM instruction
- Resume from System Management Mode
S
SAHF instruction
- Store AH into Flags
SAL instruction
- Shift Arithmetic Left
SAR instruction
- Shift Arithmetic Right
SBB instruction
- Integer Subtraction with Borrow
SCAS instruction
- Scan String
SCASB instruction
- Scan String
SCASD instruction
- Scan String
SCASW instruction
- Scan String
SETA instruction
- Set Byte on Condition
SETAE instruction
- Set Byte on Condition
SETB instruction
- Set Byte on Condition
SETBE instruction
- Set Byte on Condition
SETC instruction
- Set Byte on Condition
SETE instruction
- Set Byte on Condition
SETG instruction
- Set Byte on Condition
SETGE instruction
- Set Byte on Condition
SETL instruction
- Set Byte on Condition
SETLE instruction
- Set Byte on Condition
SETNA instruction
- Set Byte on Condition
SETNAE instruction
- Set Byte on Condition
SETNB instruction
- Set Byte on Condition
SETNBE instruction
- Set Byte on Condition
SETNC instruction
- Set Byte on Condition
SETNE instruction
- Set Byte on Condition
SETNG instruction
- Set Byte on Condition
SETNGE instruction
- Set Byte on Condition
SETNL instruction
- Set Byte on Condition
SETNLE instruction
- Set Byte on Condition
SETNO instruction
- Set Byte on Condition
SETNP instruction
- Set Byte on Condition
SETNS instruction
- Set Byte on Condition
SETNZ instruction
- Set Byte on Condition
SETO instruction
- Set Byte on Condition
SETP instruction
- Set Byte on Condition
SETPE instruction
- Set Byte on Condition
SETPO instruction
- Set Byte on Condition
SETS instruction
- Set Byte on Condition
SETZ instruction
- Set Byte on Condition
SGDT instruction
- Store Global Descriptor Table Register
SHL instruction
- Shift Left
SHLD instruction
- Double Precision Shift Left
SHR instruction
- Shift Right
SHRD instruction
- Double Precision Shift Right
SIDT instruction
- Store Interrupt Descriptor Table Register
SLDT instruction
- Store Local Descriptor Table Register
SMSW instruction
- Store Machine Status Word
STC instruction
- Set Carry Flag
STD instruction
- Set Direction Flag
STI instruction
- Set Interrupt Flag
STOS instruction
- Store String
STOSB instruction
- Store String
STOSD instruction
- Store String
STOSW instruction
- Store String
STR instruction
- Store Task Register
SUB instruction
- Subtract
T
TEST instruction
- Logical Compare
U
V
VERR instruction
- Verify a Segment for Reading
VERW instruction
- Verify a Segment for Writing
W
WAIT instruction
- Wait
WBINVD instruction
- Write Back and Invalidate Cache
WRMSR instruction
- Write to Model Specific Register
X
XADD instruction
- Exchange and Add
XCHG instruction
- Exchange Register/Memory with Register
XLAT instruction
- Table Look-up Translation
XLATB instruction
- Table Look-up Translation
XOR instruction
- Logical Exclusive OR
Y
Z
Advertisement